SC414/SC424
26
Applications Information (continued)
VOUT Plane
on Top layer
L
C
IN
CFF
RFB2
RFB1
RILIM
LX plane on inner
or bottom layer
All components
shown Top Side
AGND plane on
inner layer
V
IN
plane on inner
or bottom layer
RES_GND AGND connects
to PGND close to SC414/SC424
Pin 1 marking
SC414/SC424 with
vias for LX, AGND,
VIN
PGND on inner
or bottom layer
PGND
C
OUT
Note: This figure is not
to scale
Figure 15 PCB Layout
The switching frequency also varies with load current as a
result of the power losses in the MOSFETs and the induc-
tor. For a conventional PWM constant-frequency con-
verter, as load increases the duty cycle also increases
slightly to compensate for IR and switching losses in the
MOSFETs and inductor. A constant on-time converter
must also compensate for the same losses by increasing
the effective duty cycle (more time is spent drawing
energy from V
IN
as losses increase). The on-time is essen-
tially constant for a given V
OUT
and V
IN
combination, to
off set the losses the off -time will tend to reduce slightly as
load increases. The net eff ect is that switching frequency
increases slightly with increasing load.
PCB Layout Guidelines
The optimum layout for the SC414/SC424 is shown in
Figure 15. This layout shows an integrated FET buck regu-
lator with a maximum current of 6A. The total PCB area is
approximately 20 x 25 mm.
Critical Layout Guidelines
The following critical layout guidelines must be followed
to ensure proper performance of the device.
IC Decoupling capacitors
PGND plane
AGND island
FB, VOUT, and other analog control signals
BST, ILIM, and LX
Capacitors and Current Loops
IC Decoupling Capacitors
A 0.1 糉 capacitor must be located as close as
possible to the IC and directly connected to pins
2 (V5V) and 3 (AGND).
"
"
"
"
"
"
"